EE577B Viterbi Decoder Project Report

1	Verilo)g	. 3
	1.1 E	SMU Design	.3
	1.2 E	BMU Test – Functionality	.3
	1.3 F	PMSM Design	.4
	1.4 F	PMSM Test – Functionality	.4
	1.5 S	SPD Design	. 5
	1.5.1	SPDU Design	. 5
	1.5.2	SPDU Test – Functionality	. 5
	1.5.3	DEMUX2TO4 Design	.6
	1.5.4	DEMUX2TO4 Functionality	.6
	1.5.5	SELECTOR Design	.7
	1.5.6	SELECTOR Functionality	.7
	1.5.7	SPD Top Level Design	. 8
	1.5.8	SPD Top Level Functionality	. 8
	1.6 A	ACS Top Level Design	12
	1.7 S	SPD Top Level Functionality	12
	1.8 V	Viterbi Top Level Design	13
	1.9 7	Гор level Viterbi module Functionality	14
2	Synth	esis	19
3	Nanos	Sim Results	19
4	Show	time Results	24
5	Post S	Synthesis Results	24
6	Make	File Generation	24

TABLE OF CONTENTS

by Zhyang Ong zhiyang@ieee.org and Andrew Mattheisen amattheisen@gmail.com

Verilog 1

1.1 BMU Design

The Branch Metric Unit (BMU) of the Viterbi Decoder computes the hamming distance between the received bits cx0 and cx1 and the defined outputs for each of the eight possible branches. The BMU is all combinational logic. (see bmu/bmu.v)

Help

1.2 BMU Test – Functionality

(see bmu/bmutb.v and bmu/bmutb.f) <u>File Edit View Explore Format Simulation Windows</u> 💣 🗠 🖓 🛦 🖻 🛍 🗙 🖓 🍇 Send To: 🐯 🧱 🖻 🔚 🖗 💭 🐲 - 💑 Search Names: Signal 🔻 💽 🍂 🍇 Search Times: Value 🕶 🛛 Ť.Ť. ×2 TimeA ▼ = 50 🔨 ns 💌 近代 🔹 🎰 📔 🚺 🔣 🚺 👯 Simulation Time: 50ns + 0 Time Range: 0:50ns $\overline{\mathbf{G}} \oplus \underline{\mathbf{G}} \oplus \underline{\mathbf{G}} \oplus \underline{\mathbf{G}}$ Baseline = 0 Cursor-Baseline = 50ns (1) Cursor -10ns 20ns 30ns 40n: 鄰 -+X cx1 'h0 χı 2 ±....ika bm0 'h2 È-lia→ bm.1 -iiki⊷ bm2 -indra bm3 É...ika, bm4 χo 2 1 -iika→ bm5 ÷. 'h1 emd + ﷺ≣ χo 2 1 Den bm7 1 1 object selected

by Zhyang Ong zhiyang@ieee.org and Andrew Mattheisen amattheisen@gmail.com

1.3 PMSM Design

The Path Metric State Memory (PSMS) module is made of two blocks. The first block is combinational and normalizes the four inputs by subtracting the smaller of them from all 4 inputs. The second block is sequential and contains Flip flops to store the values of pm0-pm3.

(see pmsm/pmsm.v)

1.4 PMSM Test – Functionality

(see pmsm/pmsmtb.v and pmsm/pmsmtb.f)



by Zhyang Ong zhiyang@ieee.org and Andrew Mattheisen amattheisen@gmail.com

1.5 SPD Design

The SPD is composed of many sub parts. The Survivor Path Decoder (SPD) contains 15 identical Survival Path Decoder Units (SPDU), one 2-4 multiplexer, and a circuit block that chooses the smallest of four metrics (selector).

1.5.1 SPDU Design

Each SPDU is composed of two blocks. The first block is combinational and uses the for 'd' signals to select the appropriate 4 paths (like a set of 4 multiplexers).

The second block is sequential and contains Flip flops to store the values of the four surviving paths. There are 15 SPDUs in the SPD because this is 5 times the constraint length (3).

(see spd/spdu.v)

1.5.2 SPDU Test – Functionality

(see spd/spdutb.v and spd/spdutb.f)



by Zhyang Ong zhiyang@ieee.org and Andrew Mattheisen amattheisen@gmail.com

1.5.3 DEMUX2TO4 Design

The DEMUX2to4 is a combinational circuit. It implements a 4-to1 de-multiplexer. (see spd/demux2to4.v)

1.5.4 DEMUX2TO4 Functionality

(see spd/demux2to4tb.v and spd/demux2to4tb.f)



by Zhyang Ong zhiyang@ieee.org and Andrew Mattheisen amattheisen@gmail.com

1.5.5 SELECTOR Design

The selector is a combinational circuit. It inputs four 4-bit signals in ports 0-3 and outputs the port number (in binary) of the smallest input. (see spd/selector.v)

1.5.6 SELECTOR Functionality

(see spd/selectortb.v and spd/selectortb.f)

				Waveform 1 - SimVision			· 🗆						
<u>F</u> ile	<u>E</u> dit <u>V</u> iew Ex <u>p</u> lore	For <u>m</u> at Simulation	<u>W</u> indows				<u>H</u> elp						
F	n ~ 🕹 🛍 🏙	× 🏽 🍇 🛍 🐔 🗍	M, 15		*	🤹 Send To: 🔞	≍ d z v . @						
Searc	ch Names: Signal 🔻		Search Times: Valu	e 🔻									
(¹ x2)	¹ 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2												
× 🕑	Baseline = 0		D										
Ő.	Cursor-Baseline = 0		Baseline = 0 TimeA = 0										
B		Cursor 🔻	<u>° </u>	10ns	20ns	30ns	40ns						
	d0	0					A						
	0∰n d1	0 11	1	Υ _π	_] Υς	γ3	V 1						
	E September 1	'h3	3	Y1	Yr	Ys	Y3						
	2mg 900	'h5	5	3	χ ₁) F	χ5						
	⊞ 🦓 a pm3	'hF	F	5	(3	1	F						
							Z.						
J	KI		K <u>L</u>										
۲							6 objects selected						

by Zhyang Ong zhiyang@ieee.org and Andrew Mattheisen amattheisen@gmail.com

1.5.7 SPD Top Level Design

There are 15 cascaded SPDUs. in0-in3 of the first SPDU are hard wired to 0's and 1's. All SPDU d0 signals are shorted together (and will be connected to the output of a single ACS cell in the top level design). The same is true about the d1, d2, and d3 signals. The final out singlals of the 15th SPDU are connected to the demux, which is controlled by the selector. The inputs to the selector are pm0-pm3 (these will be connected to the pmsm signals with the same names in the top level design). The output of the demux is the output of the Viterbi decoder.

(see spd/spd.v)

1.5.8 SPD Top Level Functionality

Test case 1 – see if d0-d3=1 and PM3 is constantly the lowest, see if the output is "1" 15 clocks after reset goes low.

(see spd/spdtb.v and spd/spdtb.f)



(Successful)

Test case 2 – see if d0-d3=1 and PM1 is constantly the lowest, see if the output is "1" 15 clocks after reset goes low.

			Waveform	1 - SimVision		• □
Eile	<u>E</u> dit <u>V</u> iew Ex <u>p</u> lore	Format Simulation	<u>W</u> indows			<u>H</u> elp
Ŷ	vo ~ X 🖻 🎕	. × %= %= %[咏 滕		🛛 🐝 - 🐝 🛛 Send To: 🚳 🎬	6 Z % 7 @
Sear	ch Names: Signal 🔻		Search Times: Value 🔻	Ř.Ř.		
×2	TimeA 🗾 = 330	• ns • 心积 • 🚳	💩 [🖿 🕅 🔣 🗒 💏	Simulation Time: 330ns + 0	Time Range: 0:330ns	
×⊙	Baseline = 0 Cursor-Baseline = 330	Ins	Baseline = 0			TimeA = 330/01os
		Cursor 👻	0	100ns	200ns	300ns
<u></u>	r	1				
	di do	1				
	d1	1				
	d∰n d2	1				
	d3 d3	1				
	out ⊈	1]			
	🕀 🦓 pm0	'h1	1			
	⊡ 🦓 pm 1	'h0	0			
	⊞ 🦏 pm2	'h1	1			
	⊞ ®a∰a pm3	'h1	1			
	umon umon umon umon umon umon umon umon	0				
J	V		J			
1		,	·			11 objects selected
10	:					

(Successful)

by Zhyang Ong zhiyang@ieee.org and Andrew Mattheisen amattheisen@gmail.com

Test case $3 - \sec \text{ if } d0=d2=0$ and d1=d3=1 and PM2 is constantly the lowest, see if the output is "0" 15 clocks after reset goes low.

						Waveform	1 - SimVision				r	- 🗆
<u>F</u> ile <u>E</u>	Edit <u>V</u> iew	Ex <u>p</u> lore	For <u>m</u> at S	ßimulation	<u>W</u> indows						H	lelp
<i>`</i>	n ⇔[∦	Þa 🕷	× 🗞	~ (₩			\$\$ · \$	Send To: 🖏 🇮) F	(W) 🌄 (
Search I	Varnes: Sign	al 🔻 🚺	-] M, M	Search Times: Valu	ue 🔻	<i>.</i>					
X2 Tim	eA <u>▼</u>] = 330		• ns • ji	int - nt	💩 [🚺 🛄 🔣 [()) ()†	Simulation Time: 330ns + 0	Time Ran	ge: 0 : 330ns	• 🕀	⊖, ⊖, ;	÷,
× • • • • • • • • • • • • • • • • • • •	Baselir ursor-Baselir	ne = 0 ne = 330m	5		Baseline = 0					Time	A = 330/0in	5
			Cu	ursor 🔻	0		100ns	200	Ins		300ns	
B	d 🖾 D clk		1							חחר	וחחו	
			0									
	o <mark>∭a</mark> n d1		1									
	4∭0 d2		0									
	d3 d3		1									
	out 🖾		0]							
	Dmq 💑 Dm0		'h1	1	1							
	🛛 🦓 pm 1		'h1	1	1							
	🗄 🦓 pm2		'h0)	0							
6	🗄 🦓 🔂 pm3		'h1	1	1							
	⊂o∰o reset		0									
	1				<.						D	
1					:					11	objects selec	cted

(Successful)

by Zhyang Ong zhiyang@ieee.org and Andrew Mattheisen amattheisen@gmail.com

Test case 4 - see if d0=0 and d1-d3=1 and pm0 is constantly the lowest, see if the output is "0" 15 clocks after reset goes low.

			Way	/eform 1 - Simvision		ĽĽ
<u>F</u> ile	<u>E</u> dit <u>V</u> iew Ex <u>p</u> lore	For <u>m</u> at S <u>i</u> mulation	<u>W</u> indows			<u>H</u> elp
F	∽ ∞ (% 🖻 🏙	× 🍓 🛎 🕵 [🍬 🔛		🐝 - 🐝 🤅 Send To: 🚳 🛱	e 2 %
Sean	ch Names: Signal ▼	• 🕹 🕹	Search Times: Value	· Ř.Š.		
×2	TimeA 💌 = 330	<u>ns -</u> ünt - ⁄	🔌 [🗖 🛄 🔣 [🖁	Simulation Time: 330ns + 0	Time Range: 0 : 330ns	$\overline{} \underline{\Theta} \underline{\Theta} \underline{\Theta} \underline{\Theta} \underline{\Theta} \underline{\Theta} \underline{\Theta} $
× •	Baseline = 0 Cursor-Baseline = 330ns	3	Baseline = 0			Time A = 220/01ep
- 30 - 1940		Cursor -	0	100ns	200ns	300ns
	dige cik	1				
	d0	0				
	0 <u>633</u> ⊅ d1	1				
	4 <u>88</u> 9 43	1				
	u∰u out	0				
	🖽 🦥 pm0	'h0	0			
	⊞ 🦓 🔁 pm 1	'h1	1			
	🖽 🦓 pm2	'h1	1			
	⊞ 🦏 pm3	'h1	1			
	q <u>ss</u> p reset	U				
	51	NAN	1			
6			1			11 objects selected
-						· · · · · · · · · · · · · · · · · · ·

(Successful)

by Zhyang Ong zhiyang@ieee.org and Andrew Mattheisen amattheisen@gmail.com

1.6 ACS Top Level Design

The ACS has 4 inputs – two 2-bit branch metrics and two 4-bit path metrics. The ACS has two outputs – the 4-bit new path metric, and a decision bit. The ACS adds branch metric0 and path metric0, and adds branch metric1 and path metric1. It then compares these two sums and selects the smaller of the two as the new path metric. If the sum of branch metric0 and path metric1 is the smallest, the decision bit is set to 0. If the sum of branch metric1 and path metric1 is the smallest, the decision bit is set to 1. Special logic is included to ensure that if the total of the sum of the branch and path metric exceed 15, the output of the adder will be 15.

(see acs/acs.v)

1.7 SPD Top Level Functionality

Various input combinations are tested to ensure that the new branch metric and decision bit are correctly produced. Several cases excercize the saturation logic built into the adders.

(see acs/acstb.v and acs/acstb.f)



by Zhyang Ong zhiyang@ieee.org and Andrew Mattheisen amattheisen@gmail.com

1.8 Viterbi Top Level Design

The Viterbi decoder is composed of many sub circuits. There is a single SDU (containing 15 stages, a 4-1 demux, and a comparator), 1 BMU, 4 ACSs, and 1 PSMS. The inputs are cx0, cx1 (connected to the inputs each BMU), clk, and reset (connected to the PSMS and SDU). The output is a serial bit stream at the pin "out", which is connected to the output of the SDU circuit. Internally, the following schematic explains the way the cells are connected:



Note reset and clk signals not shown above for simplicity.

by Zhyang Ong zhiyang@ieee.org and Andrew Mattheisen amattheisen@gmail.com

1.9 Top level Viterbi module Functionality

The top level Viterbi decoder functionality was verified using the testbench described in the assignment (and shown below):



Error=5

Waveform 1 - SinVision		·
Elle Edit View Explore Format Simulation Windows		Help
	Send To: 👸 🚟 🖉) II 🥸 🖬 🗑
Search Names, Signal + 💽 🍂 🍇 Search Times, Value + 🔗 😤		
المعالم ا	e Range: 600ns : 2600ns	
X 0 Baseline = 0	, 	ANTAL STRUCT STRUCT
Cursor-Baseline = 2600ns		TimeA = 2600/01ns
Cursor 600ns 700ns 800ns 900ns 1000ns 1100ns 1200ns 120	100ns 2200ns 2300ns	2400ns 2500ns
🗌 🗇 🧒 count /d256		
🛛 📾 🐢 🗠 🚓 🖅 Trinne heere merit misert minde nie heere merinie. Merinie miser merinie	, <u>,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,</u>	<u>ດອັດອັກອັດຕິດຕາມສາດ</u>
El 1920 c ⊥es D 19 1920 c ⊥es 10 1910 c 105		MAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA
Image: T 4/b7EDA# 7EDA#45E17cE0803E73Ecc322525F1318c48808773Ecc3249c484687		
│	ການທີ່ການ	
	- [] [] [] [] [] [] [] [] []	┝┙┝┙╝┍╝┍
		311011112110111
		aoao
		8110111112110111
		17
		23 objects selected



-						
Ei	le <u>E</u> dit <u>V</u> iew Ex <u>p</u> k	ore For <u>m</u> at	Simulation	Windows		Heir
Ĩ	∛ n ~ (∦ B	@ × 🛯	· 📽 🕵	略 15		🎆 - 🚸 🧧 Send To: 🚳 🧱 🗈 📰 🖗 🐻
Sea	arch Names: Signal 👻	[· 🗛 🖉	Search Times: Value 💌	······	
No.	2 TimeA 💌 = 2600	▼]ns ▼	道 欣• _ @	i 💩 🚺 🛄 🔣 😽 📅	Simulation Time: 2600ns + 0	0 Time Range 600ns : 2600ns 🔄 🗨 😋 😨
×	Baseline =	0				
ő	Gursor-Baseline = .	2600ns				
100	ຍ]	(▼ roeruC	600ns 700ns 800ns 9	00ns 1000ns 1100ns 12	11111147 = 2600[0]13 1200ns 1300ns 1400ns 1500ns 1600ns 1700ns 1800ns 1900ns 2000ns 2100ns 2200ns 2300ns 2400ns 2500ns
8	а 100 р. в.	0				
		1	h3			₩₩₩•₩₽₩₽₽₩₽₽₩₽₽₩₩₩₩₩₩₩₽₽₩₩₽₩₩₽₩₩₽₩₩₽₩₽₩₽₩₽₩₽
	d clock	0		ามอนอนการการการการการการการการการการการการการก		
	💿 🍓 count	4	d256			
	н 🚯 ск	1	h3	en maent nement	au thanan a na maraina a sa	
	d∰a q	0				
	•	1	h6B			
	● % Bo error_level		NUA	UA 785589458176869028725862288633	PANE3333EE1310A40EA0373EA3340/	0/40/201
	en veger d⊠hrk	1	1.1.2.04.04.02.0			
	d⊠b r b1	1				
	4030 rb2	1				
	⊡ ¶0∎ r.o	1	h1			
		1	h1			
	🗉 🦓 r_cx1	1	h2			€CCCM300000CC0000CX∞00CC000C000C000030C0000C000000C0300C0C0C0C03000000
	🖻 🥵 r_e	1	h6B			
	🗉 🦓 r_e1	1	h68			
	⊡ ¶∰a r_e2	1	h0			
	d <u>a</u> p m	1				
	⊞ %8 <u>66</u> m_c	1	h1 h2		\\.\.\.\.\.\.\.\.\.\.\.\.\.\.\.\.\.\.\	LA AMA MAMANA A MAMA MANYE AMA AMA MANYEMMA MAMANA MA MANAMA MENGAWA MA MENGANA MANAMA MA MAMANA MA MAMA MA MA Waxa ya wakama manama
	te •eggs rr_ci		nz	<u>, we wat an awar a waawa</u>	<u> </u>	
	tinni Fi set size of inni	a v	d256	256		J
J			di D	0 200	400	5
100	1					23 objects selecte

Error = 25

Eil	e <u>E</u> dit <u>V</u> iew Ex <u>p</u> lore Forg	mat Simulation	<u>Windows</u>	elp
F	「りぃ * ■ @ ×	📽 📽 🗐	🦠 · 🔶 Send To: 徽 🎛 🗈 寵 🖗 👪	M
Sea	arch Names: Signal 👻	· M. M	Search Times: Value -	
*** 1 x2	TimeA 💌 = 2600 💌 n	s • 🕅 🕅 • 🔞	🔊 🚺 🎹 🔣 📅 🖞 Simulation Time 2600ns + 0 Time Range 600ns : 2600ns - 🥑 🕀 😋 🕵	Ð,
×	Baseline = 0			
¢	Cursor-Baseline = 2600ns	_	[TimeA=2800()ins	
Ř	d data h	Cursor -	800ms (700ms (800ms (700ms (7100ms (7100ms (7300ms (7300ms (7100ms (7100ms (7100ms (7100ms (7100ms (7200ms (7100ms	13
		'h3	ອ ກັບແລະຫຼັງ ປາຍ ທະນັດແມ່ນບັນການ ກາງ ທະນັກກາງ ແມ່ນ ກາງ	
		0 14256		
	E ¶e cx	'h3		
	d∰n d	0		
	⊞ ¶age e ⊞ ¶age error_jevel	'h19	13	
	e 🌚 r	'h7edab45e⊧		1
	q <u>23</u> pir_b d <u>33</u> pirb1	1		
	d⊠b r_b2	1		
	e ¶ange r_o I ¶ange r_o	'h1 'h1	M ⊂ MIE A MALE A MARE A MERICE MARE MET EL LE LE MENDAME E MARE MET ANDE MET ANDE MARE MET ANDE MET AL MET A M No 19 M MET E MARE MET ANDE MET ANDE MET AL LE MET MARE MET ANDE MET ANDE MARE MARE MET ANDE MET ANDE MET ANDE M 10 ⊂ MET ANDE TE MARE MET ANDE MET ANTE TO MET ANDE MET ANDE MARE MARE MARE MET ANDE MET ANDE MET ANDE MARE MET	
	⊡ •∰a r_c×1	'h2	ວ້າມອ້ານອາກິດສາມສາມານ ແລະ ແລະການເອົາແລະ ແລະ ແລະ ແລະ ແລະ ແລະ ແລະ ແລະ ແລະ ແລະ	
	⊡ ¶∰n r_e	'h6B 'h6B		
	⊡ ¶ga r_e2	'h0	o lio lio lio lio lio lio lio lio lio li	
	n dige n	1		
	i • • • • • • • • • • • • • • • • • • •	'h2		
	d⊠p rset	0		
		- 8256	A3	
				17
5	P~4			ted
0	1			



									· -
Eile	e <u>E</u> dit ⊻iew Ex <u>p</u> lore For <u>r</u>	mat Simulation	₩indows						Help
Ì	「 い っ 」 X 助 総 X	6	🍬 🛍	*	- uğu	Send To: 👸	b 🚟 🖻		2 📰 📾
Sea	rch Names: Signal 🕶	- M. M	Search Times: Value -						
X2	TimeA 🔻 = 2600 💌 n	s - ∄n- ₁@	🕸 [🖸 🏭 🔣 [📅 📅 [Simulation Time: 2600ns + 0]	Ti	me Ranç	e: 600ns : 26	00ns 🔻	€ ⊖	QQ
׌	Baseline = 0					,		-10-18 -10-1	And And
-	Cursor-Baseline = 2600ns								
68	J	Curror T		. Isana	 leine 	ne 2200ne	2300.00	TimeA = 2	600(0)ns
徽		0							
	- 400- ∋ 400-	'h3		WWW	riiini	เพิ่มพี่พราวั	a a a a a a a a a a a a a a a a a a a	กษณา	mmm m
	dig clock	0			ininmin			mmmmm	
•	⊡ 🦓 count	10256							
		'h3		0003000	00000000	000000000	0000000	00030000	
	d∰b d	0		സ	┘└─ſ	າດກ		ഫ	
	• 🚯 •	'h6B			00000			0000000	
		'h32	32						
	e 🏤 r	'h7edab45e⊧	7EDA045E17cE0988778Ec38E08E0820E23225F1318c48B08778Ec3249c484677						
	d⊠ptr_b	1		쓰신,	ᆜᇅᇅ	그 머머머		그님그	
	4 <u>02</u> 0 r_01	1		님님					╏┍┻┍╴║
	102 r_102	151							www
	e ver ru	111 (b1			WY WY				W. WW
	e Ser col	'h2		WWW W	WW			YW WWW	
	i - 400 - re	'h6B			mmm		mmmm		
	e ¶ante ret	'h6B		000000000	000000		000000000000000000000000000000000000000	0000000000	10000000
		'h0	<u>a XXVa XXa XXa XXa XXa XXa XXa XXa XXa X</u>)((0	χ)o	W X X •))) 0)(0
		1		$\mathbf{v}\mathbf{v}$	٦ſL		பா		
	🗩 🚳 n_c	'h1	○//●XX/E_X/C/XX/C=X/C/XXXX/C=XXXXXXX/0=XX/E=XX/C=XXXXXXXXX/C=XXX/XXXX/0=XXC/CXXXXXX/0=XXC/CXXXXXX/CXXXX/0=XXC/CXXXXXXX/0=XXC/CXXXXXXX/0=XXC/CXXXXXXX/0=XXC/CXXXXXXX/0=XXC/CXXXXXXX/0=XXC/CXXXXXXX/0=XXC/CXXXXXXX/0=XXC/CXXXXXXX/0=XXC/CXXXXXXX/0=XXC/CXXXXXXX/0=XXC/CXXXXXXX/0=XXC/CXXXXXXX/0=XXC/CXXXXXXX/0=XXC/CXXXXXXX/0=XXC/CXXXXXXXX/0=XXC/CXXXXXXXXX/0=XXC/CXXXXXXXX/0=XXC/CXXXXXXXXXX	0000000	ú W		00000000	0000000	
	🖲 🦓 rr_c1	'h2			x	0000000	0.000000		
	qooop reet	0	<u></u>						
		° d256	256						
									1
J									
1								23 obje	cts selected

Some errors, here is a closer look at a couple errors:

| | | | | |

 | |

 | | Wavefor | n 1 - S
 | LmV1s1on | | | | | |
 | |
 | | | | | | ^ ^ _ L |
|---|---|---|--|---
--
--
---|---
--
--
---|--|--|--|---|---|---|--|---
--
--
---|--|--|---|---|--|--|--
--|
| Ele Edit View Explore Forget Simulation Windows | | | | |

 | |

 | | |
 | | | | | <u>H</u> elp | |
 | |
 | | | | | | |
| ०~ ∦∎®X (| • • • • • • • • • • • • • • • • • • • | 4 , 15 | | |

 | |

 | | |
 | | | | | | |
 | | ∰·
 | uğu | Send To | ° 🚳 🛛 | | | 2 🖬 🖬 |
| Names: Signal 🕶 | <u>.</u> M. M | Search T | imes: V | alue 🔻 | [

 | | R

 | 5.
16. | |
 | | | | | | |
 | |
 | | | | | | |
| 🔀 TimeA 🛨 = 12997 🕑 ns 🗸 赤水 - 🏨 🦛 🚺 🎹 🔣 🖏 🦝 Simulation Time: 2800/ns + 0 🖉 🕅 👘 🕅 🕅 🕅 🕅 👘 📅 Simulation Time: 2800/ns + 0 | | | | |

 | |

 | | |
 | | | 9, 9, 9, 9, | | | |
 | |
 | | | | | | |
| Baseline = 0 | | | Marke | r 1 = 11 | 29.8ns

 | > |

 | | |
 | | | | | | |
 | |
 | | | | | | |
| Cursor-Baseline = 1299.7ns | | | | |

 | |

 | | |
 | | | | | | |
 | |
 | Time/ | 1299 | 7ns | | | |
| | Cursor 🕶 | 1120 | 19 | 1140 | ns

 | 1160 | ns

 | 1180 | ns | 1200
 | 15 | 1220 | 18 | 1240 | ns | 1260 | ns
 | 1280 | ns
 | 1300 | 18 | 1320 | | 1340 | ns |
| d <u>20</u> bb
∓-s®no | 0
'h0 | 3 Y2 | _ | Ya |

 | 2 | Yı

 | | | Y2
 | | Y2 | Yı | 2 | ¥3 | Yo |
 | |
 | - | -
13 | 2 | γ1 | | The second se |
| d 🖞 clock | 0 | | 5 | j. |

 | j. | Ĵ.

 | | | j.
 | ĴТ. | ĴΤ. | 'n | j. | 'n | j. |
 | |
 | | 'n | ĴΠ. | 'n | | л î |
| ⊞ 🦓 count | 'd127 | 109 110 | 111 | 112 | 113

 | 114 | 115

 | 116 | 117 | 118
 | 119 | 120 | 121 | 122 | 123 | 124 | 125
 | 126 | 127
 | 128 | 129 | 130 | 131 | 132 | 133 (1 |
| ∃_%
 | °h0
0 | 3 2 | 10 | 18 |

 | |

 | 12 | | 12
 | 10 | 12 | 11 | <u>~</u> ~ | 13 | <u>, No</u> |
 | |
 | 2 | _ <u></u> * | 12 | | <u></u> | ¹³ |
| | 'h79 | FR 26 | 73 | R3 | 21

 | (BS | 5F

 | 44 | y 7 | СВ
 | E 6 | SA | 29 | ED | DR | 65 | в5
 | DF | 79
 | 44 | 00 | 2R | AB | 02 |)(DC)(S |
| ∃ 🦓 error_level | 'h32 | 32
200 ap. 4 E p. 1 2 or | 00000070 | Cno23nn | 0000000

 | 2225812 | 10040800

 | 11000000 | 10040457 | 1
 | | | | | | |
 | |
 | | | | | | |
| ±i∾q <u>o</u> pr
q <mark>oo</mark> pr_b | 1 | 7EDIB45E170 | 20 3 0 0 2 7 0 | 6LCSSLL | OSECDE2

 | 0225810 | 10040500

 | 1.020.02 | 1304 84 61 | <u> </u>
 | | | | | | |
 | |
 | | | | | | |
| d∰o r_b1 | 1 | | | | _

 | |

 | | |
 | _ | | | | _ | |
 | _ |
 | | | _ | | | |
| t∰n r_lo2
⊒###aro | 1
/b1 | 0 | 12 | ¥2 |

 | |

 | 12 | Yo |
 | | Ya | | Y2 | | Yo |
 | |
 | 2 | Ya | Y | Y 2 | v | |
| ≘ 4000 r_c× | 'h1 | 0 | 2 | χŝ |)
2

 | | 1

 | <u>^-</u> | χ2 | χ.
 | 2 | <u>^</u> | (3 |)
2 | | <u>^</u> | χō
 | 2 | 1
 | | X2 |)(3 |)(2 | X3 | <u> </u> |
| ∎ 🥦 r_cx1 | 'h2 | 0 | | 2 | X

 | (2 | -v

 | <u>(1</u> | -v | 2
 | X | 2 | ~ | (3 | 2 | ~ | ~
 | <u>(</u> 0 | 2
 | 1 | ~ | 2 | 3 | 2 | <u>)</u> 3 |
| ∋ %i∰o r_e
∓ %iño rei | 'h79
'hDF | PA 26
90 FA | 26 | 73 | 2F
A3

 | 83
2F | 5F
83

 | 44
58 | ¥7 | CB
F7
 | <u>Е6</u>
СВ | SA
E6 | 29
58 | 29 | ED | DA | 85
 | DF
B5 | 79
DF
 | 44 | 44 | 2A
D0 | 2A | AB | |
| ∃ ∰a r_e2 | 'h0 | 0 | 2 | χo | -"

 | (3 | χo

 | | | -"
 | | | |)(1 | χo | | -"
 | | -"
 | | | | 2 |) o | <mark>)</mark> 2)(|
| d <u>3</u> 00 m | 1 | 0 | | -v | -v

 | V. |

 | | <u> </u> | Va
 | 7 | | | | <u></u> | | Vo
 | Va | -v
 | | Va | Va | <u> </u> | <u></u> | V- V- |
| ≝ ¶ge rr_c
≣ ¶ge rr_c1 | 'h2 | 0 | | N°. | χ <u>α</u>

 | 2 | 1

 | | <u></u> | 2
 | χ <u>ο</u> | 2 | ¥°. | 3 | <u></u> | 2 | Nº.
 | 0 | X2
 | 1 | <u><u></u><u><u></u><u></u><u></u><u></u><u></u><u></u><u></u><u></u><u></u><u></u><u></u><u></u><u></u><u></u><u></u><u></u><u></u></u></u> | 2 | 3 | Xo
Xo | |
| d∰o rset | 0 | | | |

 | |

 | | |
 | | | | | | |
 | |
 | | | | | | |
| ∃_পিট্টি size_of_input | 'd256 | 256 | | |

 | |

 | | |
 | | | | | | |
 | |
 | | | | | | |
| | | | | |

 | |

 | | |
 | | | | | | |
 | |
 | | | | | | |
| | | | | |

 | |

 | | |
 | | | | | | |
 | |
 | | | | | | |
| | | | | |

 | |

 | | |
 | | | | | | |
 | |
 | | | | | | |
| | | | | |

 | |

 | | |
 | | | | | | |
 | |
 | | | | | | |
| | | | | |

 | |

 | | |
 | | | | | | |
 | |
 | | | | | | |
| KI D | | | | 0 | 400

 |) | 600

 | | 800 |
 | 1000 | | | | 400 | lie
Iie | 00
 | | 0
 | 15000 | | j2200 | | 2400 | 2600ns 🚬 |
| | | | | |

 | |

 | | |
 | | | | | | |
 | |
 | | | | | 23 ot | jects selected |
| | di View Exglore Form
∩ · · · / / / / / / / / / / / / / / / / | dit View Explore Format Simulation Image: Signal I Ammes: Signal I Image: Signal I Image: Signal I Image: Signal I Image: Signal I Baseline = 0 Image: Signal I Image: Signal I Image: Signal I Image: Signal I Image: Signal I Image: Signal I Image: Signal I Image: Signal I Image: Signal I Image: Signal I Image: Signal I Image: Signal I Image: Signal I Image: Signal I Image: Signal I Image: Signal I Image: Signal I Image: Signal I Image: Signal I Image: Signal I Image: Signal I Image: Signal I Image: Signal I Image: Signal I Image: Signal I Image: Signal I Image: Signal I Image: Signal I Image: Signal I Image: Signal I Image: Signal I Image: Signal I Image: Signal I Image: Signal I Image: Signal I Image: Signal I Image: Signal I Image: Signal I Image: Signal I Image: Signal I Image: Signal I Image: Signal I Image: Signal I Image: Signal I Image: Signal I Image: Signal I Image: Signal I < | dit View Explore Format Simulation Windows 1 Image: Signal V Image: Simulation Image: Simulation Image: Simulation Image: Simulation Ammes Signal V Image: Simulation Image: Simulation Image: Simulation Image: Simulation Ammes Signal V Image: Simulation Image: Simulation Image: Simulation Image: Simulation Ammes Signal V Image: Simulation Image: Simulation Image: Simulation Image: Simulation Ammes Signal V Image: Simulation Image: Simulation Image: Simulation Image: Simulation Ammes Signal V Image: Simulation Image: Simulation Image: Simulation Image: Simulation Ammes Signal V Image: Simulation Image: Simulation Image: Simulation Image: Simulation Ammes Signal V Ammes Ammes Image: Simulation Image: Simulation Ammes Simulation Image: Simulation Image: Simulation Image: Simulation Image: Simulation Ammes Simulation Image: Simulation Image: Simulation Image: Simulation Image: Simulation Ammes Simulation Image: Simulation Image: Simulation Image | di View Englore Format Symulation Windows 1 Image: Signal View Image: Sign | di View Explore Format Simulation Windows n ministration Simulation Windows n ministration Simulation Windows n ministration Simulation Windows A ministration Simulation Windows Baseline = 0 Wandows = 0 Baseline = 1299.7ms Consort Consort <th>di Vew Explore Format Simulation Windows • • • • • • • • • • • • • • •</th> <th>di Vew Exglore Forget Symulation Windows a ministration Vindows a ministration Vindows a ministration Vindows b ministration Vindows c mini c ministration <tr< th=""><th>di Vew Explore Format Symulation Windows n → Explore Format Symulation Windows n → Explore Format Symulation Windows n → Explore Format Symulation Time: Value → Explore Format Symulation Time: Z As = [1299.7 • Tom + Explore Format Symulation Time: Z Baseline = 0 utarch-Baseline = 1299.7 ms Oursor + Explore Format Symulation Time: Z Baseline = 0 utarch-Baseline = 1299.7 ms Oursor + Explore Format Symulation Time: Z Baseline = 0 utarch-Baseline = 1299.7 ms Oursor + Explore Format Symulation Time: Z Baseline = 0 utarch-Baseline = 1299.7 ms Oursor + Explore Format Symulation Time: Z Baseline = 0 utarch-Baseline = 1299.7 ms Oursor + Explore Format Symulation Time: Z Baseline = 1299.7 ms Base</th><th>di Vew Explore Format Simulation Windows n → I → I → I → I → I → I → I → I → I →</th><th>diff View Explore Format Synulation Windows a A Format Synulation Windows a A Search Times Value* A AA = [12907 no A Search Times Value* A Baseline = 0 A Search Times Value* A Search Times 2000ns+0 Baseline = 1290.7ns Cursor* 1120np 1140np 1160np 1160np Carsor D C C C C C C C Carsor D C<</th><th>di View Englore Format Simulation Windows ci View Format Simulati</th><th>dit Vew Explore Format Symulation Windows cit Vew Explore Format Symulation Vew Explore Format Symulation Windows cit Vew Explore Format Symulation Vew Explore Format Symula</th><th>di View Explore Format Simulation Vindows ci View Simulation View Simulation Time 2800ns+0 Baseline = 0 urace-Baseline = 1299 7ns ci So cont ci So cont</th><th>di Vew Explore Format Synulation Windows composition Windows</th><th>Marker Laglore Format Symulation Windows c Image: Signal I Image: Signal I Image: Signal I Image: Signal I c Image: Signal I Image: Signal I Image: Signal I Image: Signal I c Image: Signal I Image: Signal I Image: Signal I Image: Signal I c Image: Signal I Image: Signal I Image: Signal I Image: Signal I c Image: Signal I Image: Signal I Image: Signal I Image: Signal I c Image: Signal I Image: Signal I Image: Signal I Image: Signal I c Image: Signal I Image: Signal I Image: Signal I Image: Signal I c Image: Signal I Image: Signal I Image: Signal I Image: Signal I c Image: Signal I Image: Signal I Image: Signal I Image: Signal I c Image: Signal I Image: Signal I Image: Signal I Image: Signal I c Image: Signal I Image: Signal I Image: Signal I Image: Signal I c Image: Signal I Image: Signal I Image: Signal I Image: Signal I c Image: Signal I Image: Signal I Image: Signal I Image: Signal I c Image:</th><th>Baseline = 0 User Explore Format Symulation Windows A = [1297 m] A S Search Times Value] Baseline = 0 Unrow Explore Format Symulation Time: Value] Baseline = 1299 7ms Currow - A = [1290 7 m] A S Search Times Value] Baseline = 1299 7ms Currow - Baseline = 1299 7ms Currow - 11200 ns Currow - Currow -</th><th>dir. Yew Explore Format Symulation Windows armes Signal - Image: Signal - armes Signal -<th>di View Explore Forget Sjmulation Windows → → →</th><th>But Server Forgent Symulation Wirdows Image: Signal * Search Times Value * Signal * Search Times Val</th><th>Barden L - Substance Werk Explore Format Symulation Workows Image: Signal * Search Times Walke* Signal *</th><th>di View Explore Format Symulation Vierdows n Marker 1907 n No n No n No n No n No n No n No n No n No n No n No n No n No n No</th><th>di Vere Explore Forgeti Synulision Mondows et la et la</th><th>Marene 1 - 2 Santaliza
de Leve Fagine Forgest Spruktion Windows
Santa Support V Construction Windows
Santa Support V Construction Times Value V
Santa Support V Construction Value V
Santa Support Value V Construction Val</th><th>dial werk Subject Forget Synukation Windows n → Subject Forget Synukation Windows n → Subject Forget Synukation Windows n → Subject Forget Synukation Windows Subject Forget Synuk</th><th>Market Baglow Forget Synulation Windows Image: Signal + Compart Synulation Windows Image: Signal +</th></th></tr<></th> | di Vew Explore Format Simulation Windows • • • • • • • • • • • • • • • | di Vew Exglore Forget Symulation Windows a ministration Vindows a ministration Vindows a ministration Vindows b ministration Vindows c mini c ministration <tr< th=""><th>di Vew Explore Format Symulation Windows n → Explore Format Symulation Windows n → Explore Format Symulation Windows n → Explore Format Symulation Time: Value → Explore Format Symulation Time: Z As = [1299.7 • Tom + Explore Format Symulation Time: Z Baseline = 0 utarch-Baseline = 1299.7 ms Oursor + Explore Format Symulation Time: Z Baseline = 0 utarch-Baseline = 1299.7 ms Oursor + Explore Format Symulation Time: Z Baseline = 0 utarch-Baseline = 1299.7 ms Oursor + Explore Format Symulation Time: Z Baseline = 0 utarch-Baseline = 1299.7 ms Oursor + Explore Format Symulation Time: Z Baseline = 0 utarch-Baseline = 1299.7 ms Oursor + Explore Format Symulation Time: Z Baseline = 1299.7 ms Base</th><th>di Vew Explore Format Simulation Windows n → I → I → I → I → I → I → I → I → I →</th><th>diff View Explore Format Synulation Windows a A Format Synulation Windows a A Search Times Value* A AA = [12907 no A Search Times Value* A Baseline = 0 A Search Times Value* A Search Times 2000ns+0 Baseline = 1290.7ns Cursor* 1120np 1140np 1160np 1160np Carsor D C C C C C C C Carsor D C<</th><th>di View Englore Format Simulation Windows ci View Format Simulati</th><th>dit Vew Explore Format Symulation Windows cit Vew Explore Format Symulation Vew Explore Format Symulation Windows cit Vew Explore Format Symulation Vew Explore Format Symula</th><th>di View Explore Format Simulation Vindows ci View Simulation View Simulation Time 2800ns+0 Baseline = 0 urace-Baseline = 1299 7ns ci So cont ci So cont</th><th>di Vew Explore Format Synulation Windows composition Windows</th><th>Marker Laglore Format Symulation Windows c Image: Signal I Image: Signal I Image: Signal I Image: Signal I c Image: Signal I Image: Signal I Image: Signal I Image: Signal I c Image: Signal I Image: Signal I Image: Signal I Image: Signal I c Image: Signal I Image: Signal I Image: Signal I Image: Signal I c Image: Signal I Image: Signal I Image: Signal I Image: Signal I c Image: Signal I Image: Signal I Image: Signal I Image: Signal I c Image: Signal I Image: Signal I Image: Signal I Image: Signal I c Image: Signal I Image: Signal I Image: Signal I Image: Signal I c Image: Signal I Image: Signal I Image: Signal I Image: Signal I c Image: Signal I Image: Signal I Image: Signal I Image: Signal I c Image: Signal I Image: Signal I Image: Signal I Image: Signal I c Image: Signal I Image: Signal I Image: Signal I Image: Signal I c Image: Signal I Image: Signal I Image: Signal I Image: Signal I c Image:</th><th>Baseline = 0 User Explore Format Symulation Windows A = [1297 m] A S Search Times Value] Baseline = 0 Unrow Explore Format Symulation Time: Value] Baseline = 1299 7ms Currow - A = [1290 7 m] A S Search Times Value] Baseline = 1299 7ms Currow - Baseline = 1299 7ms Currow - 11200 ns Currow - Currow -</th><th>dir. Yew Explore Format Symulation Windows armes Signal - Image: Signal - armes Signal -<th>di View Explore Forget Sjmulation Windows → → →</th><th>But Server Forgent Symulation Wirdows Image: Signal * Search Times Value * Signal * Search Times Val</th><th>Barden L - Substance Werk Explore Format Symulation Workows Image: Signal * Search Times Walke* Signal *</th><th>di View Explore Format Symulation Vierdows n Marker 1907 n No n No n No n No n No n No n No n No n No n No n No n No n No n No</th><th>di Vere Explore Forgeti Synulision Mondows et la et la</th><th>Marene 1 - 2 Santaliza
de Leve Fagine Forgest Spruktion Windows
Santa Support V Construction Windows
Santa Support V Construction Times Value V
Santa Support V Construction Value V
Santa Support Value V Construction Val</th><th>dial werk Subject Forget Synukation Windows n → Subject Forget Synukation Windows n → Subject Forget Synukation Windows n → Subject Forget Synukation Windows Subject Forget Synuk</th><th>Market Baglow Forget Synulation Windows Image: Signal + Compart Synulation Windows Image: Signal +</th></th></tr<> | di Vew Explore Format Symulation Windows n → Explore Format Symulation Windows n → Explore Format Symulation Windows n → Explore Format Symulation Time: Value → Explore Format Symulation Time: Z As = [1299.7 • Tom + Explore Format Symulation Time: Z Baseline = 0 utarch-Baseline = 1299.7 ms Oursor + Explore Format Symulation Time: Z Baseline = 0 utarch-Baseline = 1299.7 ms Oursor + Explore Format Symulation Time: Z Baseline = 0 utarch-Baseline = 1299.7 ms Oursor + Explore Format Symulation Time: Z Baseline = 0 utarch-Baseline = 1299.7 ms Oursor + Explore Format Symulation Time: Z Baseline = 0 utarch-Baseline = 1299.7 ms Oursor + Explore Format Symulation Time: Z Baseline = 1299.7 ms Base | di Vew Explore Format Simulation Windows n → I → I → I → I → I → I → I → I → I → | diff View Explore Format Synulation Windows a A Format Synulation Windows a A Search Times Value* A AA = [12907 no A Search Times Value* A Baseline = 0 A Search Times Value* A Search Times 2000ns+0 Baseline = 1290.7ns Cursor* 1120np 1140np 1160np 1160np Carsor D C C C C C C C Carsor D C< | di View Englore Format Simulation Windows ci View Format Simulati | dit Vew Explore Format Symulation Windows cit Vew Explore Format Symulation Vew Explore Format Symulation Windows cit Vew Explore Format Symulation Vew Explore Format Symula | di View Explore Format Simulation Vindows ci View Simulation View Simulation Time 2800ns+0 Baseline = 0 urace-Baseline = 1299 7ns ci So cont ci So cont | di Vew Explore Format Synulation Windows composition Windows | Marker Laglore Format Symulation Windows c Image: Signal I Image: Signal I Image: Signal I Image: Signal I c Image: Signal I Image: Signal I Image: Signal I Image: Signal I c Image: Signal I Image: Signal I Image: Signal I Image: Signal I c Image: Signal I Image: Signal I Image: Signal I Image: Signal I c Image: Signal I Image: Signal I Image: Signal I Image: Signal I c Image: Signal I Image: Signal I Image: Signal I Image: Signal I c Image: Signal I Image: Signal I Image: Signal I Image: Signal I c Image: Signal I Image: Signal I Image: Signal I Image: Signal I c Image: Signal I Image: Signal I Image: Signal I Image: Signal I c Image: Signal I Image: Signal I Image: Signal I Image: Signal I c Image: Signal I Image: Signal I Image: Signal I Image: Signal I c Image: Signal I Image: Signal I Image: Signal I Image: Signal I c Image: Signal I Image: Signal I Image: Signal I Image: Signal I c Image: | Baseline = 0 User Explore Format Symulation Windows A = [1297 m] A S Search Times Value] Baseline = 0 Unrow Explore Format Symulation Time: Value] Baseline = 1299 7ms Currow - A = [1290 7 m] A S Search Times Value] Baseline = 1299 7ms Currow - Baseline = 1299 7ms Currow - 11200 ns Currow - Currow - | dir. Yew Explore Format Symulation Windows armes Signal - Image: Signal - armes Signal - <th>di View Explore Forget Sjmulation Windows → → →</th> <th>But Server Forgent Symulation Wirdows Image: Signal * Search Times Value * Signal * Search Times Val</th> <th>Barden L - Substance Werk Explore Format Symulation Workows Image: Signal * Search Times Walke* Signal *</th> <th>di View Explore Format Symulation Vierdows n Marker 1907 n No n No n No n No n No n No n No n No n No n No n No n No n No n No</th> <th>di Vere Explore Forgeti Synulision Mondows et la et la</th> <th>Marene 1 - 2 Santaliza
de Leve Fagine Forgest Spruktion Windows
Santa Support V Construction Windows
Santa Support V Construction Times Value V
Santa Support V Construction Value V
Santa Support Value V Construction Val</th> <th>dial werk Subject Forget Synukation Windows n → Subject Forget Synukation Windows n → Subject Forget Synukation Windows n → Subject Forget Synukation Windows Subject Forget Synuk</th> <th>Market Baglow Forget Synulation Windows Image: Signal + Compart Synulation Windows Image: Signal +</th> | di View Explore Forget Sjmulation Windows → → → | But Server Forgent Symulation Wirdows Image: Signal * Search Times Value * Signal * Search Times Val | Barden L - Substance Werk Explore Format Symulation Workows Image: Signal * Search Times Walke* Signal * | di View Explore Format Symulation Vierdows n Marker 1907 n No n No n No n No n No n No n No n No n No n No n No n No n No n No | di Vere Explore Forgeti Synulision Mondows et la | Marene 1 - 2 Santaliza
de Leve Fagine Forgest Spruktion Windows
Santa Support V Construction Windows
Santa Support V Construction Times Value V
Santa Support V Construction Value V
Santa Support Value V Construction Val | dial werk Subject Forget Synukation Windows n → Subject Forget Synukation Windows n → Subject Forget Synukation Windows n → Subject Forget Synukation Windows Subject Forget Synuk | Market Baglow Forget Synulation Windows Image: Signal + Compart Synulation Windows Image: Signal + |

by Zhyang Ong zhiyang@ieee.org and Andrew Mattheisen amattheisen@gmail.com

Second Data Set Error=25



(No errors)

Error=35

F				Waveform 1 - SimWision				• ¤
<u>F</u> ile	<u>E</u> di	t <u>V</u> iew Ex <u>p</u> lon	e For <u>m</u> at	Simulation <u>W</u> indows				<u>H</u> elp
Ĩ	ŝ	~ % 🗈 🕯	×		SF • 👘	Send To: 🕅	B 🖬 🖗	: 🗑
Sean	ch Na	mes: Signal 🕶		🛃 🍂 Martines Value 🔹 👘				
X2	TimeA	• = 2600	• ns •	読秋・ (極) 🌚 🚺 🚺 📅 📅 Simulation Time: 2600ns + 0	Time Ran	ge: 600ns : 2600ns	• <u>•</u> <u>•</u>	9. G
×⊙		Baseline = 0						
6	Curs	sor-Baseline = 21	00ns					
8	_	_	Current #	800ne 200ne 800ne 1000ne 1100ne 1200ne 1300ne 1400ne 1500ne 1500ne 1500ne 1700ne 1800ne 1800ne 20	0000 210000	220000 22000	TimeA = 260	00(0)ns
郕		dBh b	0 alaon -					
	(F)	പ്പോഴ്ച്ചായം എന്നും പ	'h3		ท่อมากกับเอก	นกาณ การกรณณ์	ອັຈແກ່ແກ່ເອກແກ	man
		dock	0					
	Ð	Count 🚯	' d.256		000000000000000000000000000000000000000	000000000000000000000000000000000000000	000000000000000000000000000000000000000	0000
	Ð	 See ≥ 	'h3			000000000000000000000000000000000000000)0≣00000000000000	000200
		d∰2p d	0					
	Ð	.	'h6B			AXXX XXXXXXXXXXX		<u></u>
	•	Be error_level	'h23	23				
	•	¶∰or ™	'h72CEB					100
		4 <u>93</u> 40 r_b			╘─╣┟┙	╏╝┖	片는 다닌.	-486
		4220 (_0) dWh x k0	0			'A'A'A'A	'님는 드님'	
		40000 I_02	'h2		พรัทธาทรากัด	การที่เพิ่งการที่เพิ่ม	Wannakanan	n mini
		≪Berc×	'h0	//// • ///// • // • / • / • • / • / • /	1)(3)(1)))(2))(1000
	•	r_cx1	'h1		(1)(1)(1)(2)	0003000000000000		9(1)(1)
	٠	enge r_e	'h6B		000000000000000000000000000000000000000	000000000000000000000000000000000000000	000000000000000000000000000000000000000	00000
	٠	📆 r_e1	'h6B		000000000000000000000000000000000000000	000000000000000000000000000000000000000	000000000000000000000000000000000000000	000000
	۲	¶∰g r_e2	'h0	<u>• XX• XX• XX• </u>	0	<u> </u>)	0
		d <mark>oo</mark> te m	1					
	۲	4∰a n_c	'h0					
	۲	46 <u>36</u> rr_c1	'h1		,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	.,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	YYYSYYOYYSYY3	30.900
		uppu reet Mana of input	14256	255				
	+	νegge size_or_input	a2.50					
183	im de	atorith communic	tion oboor				02 chiad	nun an lantad
9	simula	aon.to_communic	auon_cnanr	ret.i			20 objects	sselected



by Zhyang Ong zhiyang@ieee.org and Andrew Mattheisen amattheisen@gmail.com



by Zhyang Ong zhiyang@ieee.org and Andrew Mattheisen amattheisen@gmail.com

2 Synthesis

Number of ports:5Number of nets:57Number of cells:7Number of references:7Area was calculated as 25455.000000 squares.Timing was calculated to be 2.16r on the critical path.

The authors were unable to create a SPICE netlist from the original synthesized Verilog netlist. However, the authors discovered that this error was due to the assign statements in Branch-Metric-Unit module of the synthesized Verilog netlist. In addition, the authors realized that some signals are redundant, and replaced them with buffers accordingly. That is, if signals a1[1]=a2[1] and a1[0]=a2[0], a buffer can be used to generate a2 from a1. This is applied for all redundant signals that cannot be uniquely determined, and depend on other signals for their logic values. Hence, assign statements in the behavioral Verilog code segment of the synthesized Verilog netlist have replaced with buffers in structural Verilog format. This allows the authors to proceed and perform SPICE netlist extraction in Cadence Virtuoso, and perform circuit simulation with Nanosim without impeding their progress.

3 NanoSim Results

After extracting the netlist, nanosim was used to verify the functionality. At first a 10ns period clock was used just to verify functionality. The same data pattern from the second data set above was used. We did this by extracting the CX_0 and CX_1 values from the simulation data. The results are shown below.

by Zhyang Ong zhiyang@ieee.org and Andrew Mattheisen amattheisen@gmail.com



The above can be compared with the previous results (shown just below. As you can see, they are identical starting 15 posclk edges after each time reset goes low.



by Zhyang Ong zhiyang@ieee.org and Andrew Mattheisen amattheisen@gmail.com



As you can see, the results match the functional test results when using the second data pattern.

by Zhyang Ong zhiyang@ieee.org and Andrew Mattheisen amattheisen@gmail.com



(T=2ns) – Not working

by Zhyang Ong zhiyang@ieee.org and Andrew Mattheisen amattheisen@gmail.com



(T=5ns) - working

Therefore, the fastest period of clock is 5ns.

by Zhyang Ong zhiyang@ieee.org and Andrew Mattheisen amattheisen@gmail.com

4 Showtime Results

Unfortunately we were unable to complete the showtime part of this assignment.

5 Post Synthesis Results

The authors were unable to perform post-synthesis simulation as they were unable to compile their Verilog testbenches with the synthesized netlist. This is due to the inappropriate inclusion of the SDF file.

6 Make File Generation

The description for the make file is provided in the comments of the Make file. Each make target is used to run a particular test bench.

We attempted to create the make file and had it working for awhile, but it broke today and we have not been able to fix it - sorry.